AMD unveils SSE5 Instruction Set

Slashdot

+ - AMD unveils SSE5 Instruction Set-> 1

Submitted by

mestlick

on Thursday August 30, 2007 @05:10PM

mestlick writes "Today AMD unveiled its 128-Bit SSE5 Instruction Set. The big news is that it includes 3 operand instructions such as floating point and integer fused multiply add and permute.
AMD posted a press release and a PDF describing the new instructions."
Link to Original Source

This discussion was created for logged-in users only, but now has been archived. No new comments can be posted.

AMD unveils SSE5 Instruction Set

Load All Comments

Search 1 Comments Log In/Create an Account

Comments Filter:

Is there finally a decent way... (Score:2)

by Brane2 (608748) writes:

to check for the condition inside SSE machine, without bothering the main CPU ?

It would be very nice if SSE would be capable of executing at least short loops without needed intervention of the rest of the chip and if it could check for conditions.

This way, one could find the element in a sequence that satisfies given condition ( min, max, whatever else) and bother the CPU ( via interrupt or maybe polling) when it is found/not .

As it is now, SSE machinery is good only for intensive data massaging without a

There may be more comments in this discussion. Without JavaScript enabled, you might want to turn on Classic Discussion System in your preferences instead.

"If you ever want to get anywhere in politics, my boy, you're going to have to get a toehold in the public eye."

AMD unveils SSE5 Instruction Set More Login

AMD unveils SSE5 Instruction Set

Is there finally a decent way... (Score:2)